HUITIEME COLLOQUE SUR LE TRAITEMENT DU SIGNAL ET SES APPLICATIONS



NICE du 1er au 5 JUIN 1981

BIT SYNCHRONIZERS - THE STATE OF ART

Dr. Eng. Ali ELMOGHAZY

Chair of Electronics, military Technical College. Cairo, Egypt.

RESUME

On expose ici l'état de l'art des diverses méthodes utilisées pour construire un synchronisateur de bits.

J'ai partagé les méthodes en deux, la première méthode est basée sur les techniques de l'éstimation optimales, et la deuxième méthode est basée sur un traitement nonlinéaire du signal MIC.

Pour chaque methode des deux on présente le schémafonctionel, les principales performances et les devirses techniques d'implementations.

L'article est terminé avec un ensemble de 33 références, et peut être considéré comme un guide tres util pour les ingineurs qui travaillent dans le domain de la synchronisation de bits.

SUMMARY

This review paper presents the state-of -art of different building methods of self bit synchronizers (BS) for PCM signals. Two basic methods are used to build self BS. The first method is based on optimum estimation techniques and the second method is based on nonlinear processing of the PCM.

The paper presents the basic functional blocks, the main performance parameters and the possible implementation techniques related to each method.

The paper is terminated with a set of 33 refrences and can be considered as a useful guide to the engineers working in the field of bit synchronization.



I-INTRODUCTION

In general binary communication system such as a pulse-coded modulation (PCM) system, the signal alphabets normally contain two levels, i.e., "1" or "0". The reception task involves the problem of establishing an optimal decision rule for distinguishing between these two signal levels. Unfortunately, the optimal decision rules depond not only on the formats of the received signal, but also on the characteristics of all the disturbances occuring during the transmission. The well-known optimal receiver in a Bayes sense such as the correlation detector or matched filter has been used to handle the situation in which the incoming signal consists of precisely known binary signals and additive white Gaussian noise [1]. However. a perfect synchronization of the received signal with respect to a local clock is usually necessary in such a scheme befor bitby-bit optimal detection can be performed. The subsystem which delivers the localcclock at the receiver side is called bit syne, chronizer (BS) (In French the word"synchronisateur primaire" usually means the combination of bit synchronizer and data detector [2]). The process of generating the local clock is called "bit synchronization".

Previous methods of establishing bit synchronization consists of transmitting a pilot signal is used at the receiver side to der_ ive a phase-locked loop (PLL) tuned to a frequency numeriqually equal to the bit rate F. The design of the BS in this case turns to be a design of a PLL. The theory of analoge PLL is well established and the designer can be referred to Blanchard [3] and Gardner [4] . On the other hand, the digital phase-locked loops (DPLL) constructions are not unique and generally their design is not an easy task. Several configurations of DPLL are reviewed by S.C Gupta [5].

Estblishing bit synchronization using transmitted pilot signal is not efficient, since the pilot signal consumes both power and bandwidth.

A more desirable system of synchroniz tion uses the received data itself to de ive the local clock. The BS in this case is called data derived BS or self BS. The signal at the input of self BS is given by:

$$x(t) = s(t) + n (t).$$

$$s(t) = \sum_{k=0}^{\infty} a_k \quad q(t-kT-\Delta t), \text{ the PCM signal}$$

$$Eq (1)$$

$$a_k \text{ is the polarity } (\pm 1) \text{ of the } k^{\pm h} \text{ bit}$$

(assuming bipolar signaling), T is the duration of the received bit $(T = -\frac{1}{2}, F)$ is the bit rate) and Δt is the inital time shift between the locally generated clock and the instants of transition of the PCM signal. The signal form q() is related to the code type (For example NRZ, Biphase, RZ,...) and the communication channel characteristics. n(t) is additive noise at the BS input.

The problem of establishing bit synchronization in its general form. is to find the values of T and At. This problem can be viewed in two ways:

- (1) first, to be considered as parameter estimation, problem, where the parameters to be estimated are T and △t. The constructions of BS based on estimation.
- techniques will be reviewed is sectionII. (2) Second, as problem of generating a spectral line component corresponding to the bit rate F by nonlinear processing of the received data signal. The construct tions of BS based on nonlinear processing will be reviewed in section III

The performance of a particular BS is generally measured by the following, parameters [6]:

- (a) Acquisition time (Tacq): the time interval measured between the instant when the noisy PCW signal (x(t)) is applied at the input of BS and the instant when the clock signal is regenerated with small (predetirmened) synchronization error.
- (b) Synchronization error (λ) given by the ratio At/T

where Δt is the estimated value of Δt , the effect of λ on the error probability in the matched filter is given in [11].

(c) Value of threshold: diffined as the value of E/N_o (E being the energy of one bit and N_o is the one sided power spectral density of the noise) at the input of BS below which the clock signal is not useful.

II- BS BASED ON ESTIMATION TECHNIQUES

The decision and estimation techniques find many applications in signal processing, especially demodulation and synchronization [7-9].

The estimation technique which is well known in the field of bit dynchronization is the maximum A postriori Probability (MAP) estimation technique [10, 11]. It is assumed that the bit duration is constant and known at the receiver side, the inital time shift Δt is constant (but unknown) during an observation interval MT,M is an integer, the noise n(t) is white Gaussion zero mean noise, and the bits "O" and "1" are equiprobable.

There is then only one parameter to be estimated, namely Δt . The optimum value of Δt in MAP sense is that value which corressponds to the maximum of P ($\Delta t/x(t)$), the conditional probability of Δt given x(t). It is shown that [10,11] the optimum value of Δt , is that value which maximizes the following function:

$$f(\Delta t_j, x(t)) = \sum_{k=0}^{M-1} \mathcal{L}_n \cosh \left(\frac{2}{N_0} \int_{T_j} x(t)q(t, \Delta t_j) dt \right) E_q(2)$$

with : $q(t, t_j) = q (t-kT - \Delta t_j)$, $t_j = jT/N$; j = 0; l, 2, ..., N-1 T_j is the interval of integration from $\Delta t_j + (k-1)$ T to $\Delta t_j + kT$

 N_o is the one sided power spectral density of the noise n(t) Cosh () and \mathbf{f}_n () are the hyperbolic cosine and the natural logarithms respectively.

Fig(1) shows the practical interpretation of the about result. The received signal is crosscorrelated with a stored replica q(t,tj)in each subinterval, then the log hyperbolic cosine of this result is occumulated over all M subintervals.

The complete bit synchronizer consists of N chains of Fig 1 the value of Δt_j that yields the largest accumulated value is then declared the best estimate Δt




Fig.1. ONE CHAIN OF THE MAP BS

The MAP BS is too complex especially when high accuracy of bit timing is required. Despite its complexity, the performance of the MAP BS is worth studying since it may be used as a standard against which the performance of easier to implement synchronizer configurations may be judged.

Lucke and wintz [12] evalute the performance of MAP BS in terms of E (λ), for Δ t=0 Results are given for different pulse shapes q(t), observation interval M, and the signal - to-noise ratio E/N_o.

Several BS configurations motivated by the MAP estimation approach are given by Lindsey [11] . closed loop synchronizers, which enable continuous estimation of At when it varies slowly with time, are derived by differentiating Eq(2) with respect to $\Delta t_{i}(\Delta t_{i})$ is now considered to be continuous variable) and equating to zero. The value $\int f(\Delta t_1, x(t))$ /dat, is used as an error signal applied to the input of a voltage controlled oscillator (VCO) that delivers the clock signal. A simplified block diagram of the closed loop subeptimum BS is shown in Fig.2. The nonlinear phase detector calculates the derivative of $\{(\Delta t_i, x(t))\}$ the loop filter characteristics determines the value of M.






Fig 2. Closed loop BS

The configuration of Fig 2. is a phase-locked loop (PLL) with nonlinear phase detector characteristic. The well known Data Transition Teacking Loop (DTTL) belongs to the configuration of Fig 2. DTTL firstly introduced, intutively, by Lindsey and al [13] in 1968. In 1971, Mengali [14] showed that the DTTL is a suboptimum implementation of the obtimum MAP BS. Cessna et al [15] and Ranson et al [16] propose closed loop BS which are similar to the DTTL.

Performance of DTTL in terms of the variance of the Synchronization error is given in [11] and [17]. Analysis of the DTTL; in correlated Gaussian noise is given by Gangopadhyay et al [18]. It is shown that the performance is improved in this case \$\$he DTTL performs well in tracking mode and in low \$E/N_0\$ (threshold in the order of -7 dB) and thus applied in coded data transmission.

The mean acquistion time of the DTTL is measured [19,20] and is shown to be relatively long(In the order of 10⁵ bit duration)

The Early late Gate(ELG) Bs belongs also to the configuration of Fig 2. Its synchization error is calculated in [4-chap 11] The ELG BS is used in board of satellite in ARGOS system, a system of localation and data collection cooperated between CNES (France) and NASA(USA) [21].

Nonlinear Estimation technique, using state space representation is used by Hirschler and Peronnet [22] for building BS. The nonlinear estimator, in this case, is an extended kalman filter [9] which delivers an estimate of both Δt and a_k of eq(1). The estimated values are optimal in the least mean square of the error sense. The algorithm derived is recursive and can be implemented using microprocessors. Chow et al [23, 24] propose another algorithm for estimating both Δt and a_k of eq(1) using linear estimation technique. The application of linear estimation technique is made possible by a pre-correlation operation. It seems that the algorithm of chow et al is more simpler that of Hirchler et al.

II. BS BASED ON NONLINEAR PROCESSING

Consider a binary PCM signal s(t) with symbols $s_1(t)$ and $s_2(t)$. The nespective probabilities of occurance of $s_1(t)$ and $s_2(t)$ are p_1 and p_2 . It can be shown [11- chapter 1] that the power spectral density of s(t) is given by:

$$\Phi_{S}(r) = -\frac{1}{r^{2}} \sum_{n=-\infty}^{\infty} |P_{1} - S_{1}(nF) + P_{2} S_{2}(nF)|^{2}$$

$$\delta(f-nF) + \frac{1}{T} P_1 P_2 |s_1(f)-s_2(f)|^2 Eq(3)$$

where

T is the bit duration

F is the bit rate(F=1/T)

 $S_1(r)$ and $S_2(r)$ are the Fourier transforms of $s_1(t)$ and $s_2(t)$ respectively.

The first term in the righ hand side of eq(3) represents the line spectral components, while the second term represents the contunous spectral.

Wonlinear processing transforms the PCM signal that contains zero line spectral components into another PCM signal that contains nonzero line spectral components.

BIT SYNCHRONIZERS - THE STATE OF ART

The general block diagram of BS based on nonlinear processing is shown in Fig. 3.



Fig.3. General Block Diagram of BS. Based on Nonlinear Processing

a) Prefilter

The prefilter transforms the signal waveform into another one suitable for efficient line spectral generation. The prefilter design problem is equivelent to optimum choise of signal waveform at the NLP imput.

The prefilter optimum transfer function depends on the PCM code type (NRZ, Biphase,...), on the signal-to-noise ratio at its input and on the type of used NLP. Theoritical results concerning prefilter optimum transfer function are given by Franks et al [26] and Gagliardi [27]. The NLP is assumed to be of square-low type and the PCM signal is NRZ coded. Their critima of optimality is the cancellation of the continuous power spectral density at the output of NLP. The practical optimum prefilter in this case is shown to be a high pass filter.

Gardner [25], by simulation examine the dependance of the synchronization error variance $(6\lambda^2)$ on the type of prefilter, at different E/N conditions) and for NLP of types x^2 and (x). The signal form q(t)considered by Gardner is raised cosine (allready prefiltered version of the ordinary square wave form !) and his final conclusion is that: it is not worthy to use a prefilter specially with the X NLP. Additional simulation results are given by

Luccke et al [12].

Elmoghazy et al [28] by exprimatal measurement of power spectral density at the output of NLP type " delay and multiplication". and using PCM Biphase coded signal, shows that a low pass prefilter (Butterworth of 4th order) contributed equally for cut-off frequencies F_c varying from 2F and 5F (F is the bit rate).

It is worthy to note that the optimum signal shaping for timing extraction is different from the optimum signal shaping for the decision circuit and even can be contradictory. Takasaki [29] proposes a method for simuttaneous optimum signal shaping. b) Nonlinear Processor (NLP)

The NLP can be classified as: (i) NLP without memory, such as square (x^2) and

absolute value /x/ types (ii) NLP with memory such as a delay-multiplier type

 $(x \times_{\blacktriangle}).$

The NLP produces at its output the required line spectral component impeded in a noise background. The noise background originates from two sources: the input signal-noise interaction, the input noise-noise interaction and the continous spectrum of the output PCM signal itself. The continous spectrum is called "pattern noise" or self noise and the corresponding clock synchronization error is called pattern jetter, the name pattern commes from the fact that such "noise" depends on the composition of the "1" , "0" pattern of the PCM signal at the NLP input. The quantative contribution of the pattern noise on the synchronization error is given by Gardner [25] . In low E/Ng operating conditions(E/N <12 dB) the effect of "pattern noise" can be neglected with respect to other noise sources.

c) The Band-Pass Filter (BPF)

The BPF central frequency is F (bit rate) or nr, (in this case a frequency devider by n rollows the BPr). The PLL is used intead the PBF for several convinient reasons [25-chapter 4]. The



one, shortcoming of the PLL is its property of hanging up on random occasions. PLL oscusionally exhibit unduly prolonged phase transients during initial acquisition of lock. The loop appears to stick temporarly, at a larg value of phase error befor setting to its normal tracking condition of small error. This phenomenom is called the "hang-up" effect [25]. The BPF(or the PLL) bandwidth choise is a trade -of between synchronization error and acquisition time.

The threshold of BS based on nonlinear processing is relativly high (E/No minimum in the order 2 dB [28]) compared to that of closed loop realizations such as the DTTL. From the other hand the acquisition time can be made as small as several bit durations, using a first order PLL [30].

III - IMPLEMENTATION TECHNIQUES

The implementation techniques can be classified as (a) analoge (b) discrete and (c) digital. Bs such as those discussed in section II and the closed loop realizations derived from MAP estimation technique can be realized.

by analoge circuits. Digital implementations are also possible for the same cited as's. For example Elmognazy et al [28, 30] realised a BS with NLP type delay and multiplier using exclusivly digital IC's. The DTTL is realized in one time using cabled logics [19,20] and in another time using microprocessors [31].

BS's such as those proposed by Hirchler [22] and Show [24] are adapted to implementation using microprocessors.

In digital implementations the circuits speed limits the maximum used PCM bit rate. F.

Charge coupled devices (CCD) [32] accepts at its input signals in discrete form (not quantized) and the processing speed is that of analoge circuits. Waggener [33] used commercially available CCD in implementation of a suboptimum closed loop BS derived from the MAP Optimum BS.

IV CONCLUSION:

This review paper presents the state-of -art of different building methods as well as implementation techniques of self bit synchronizers for PCM signals. The methods are classified into two, however in both methods an inherent nonlinear processing exists. This paper can be considered as a useful guide to engineers working in the field of bit synchronization of PCM signals.

REFERENCES:

- [1] B.Picinbono" Eléments de théorie du signal". Dunod, Paris, 1977, chapitre 7.
- [2] Ali El Moghazy, Etude et réalisation d'un synchronisateur primaire numerique pour des signaux MIC(in French)", Docteur Ingineur thesis, E.N.S.A.E. Toulouse, France, 1979.
- A.Blanchard, "Phase-locked loops, Applications to coherent Receiver Design", New York, wiley, 1976.
- [4] F.m.Gardner, "Phaselock Techniques" second edition, wiley, 1979.
- [5] S.C Gupta, "Digital Phase Locked loops" Proc. IEEE, vol.63,pp 291-306 Feb;1975.
- B.Peavery Performance characteristics and specifications of PCM bit synchronizer-signal conditioners ITC. Los Angeles, Calif. PP 407-419, 1968.
- [7] D.L Synder "The state variable approach to continious estimation with application to analog communication theory "M.I.T.Press, 1969.

- [8] Van Trees Detection, estimation and modulation theory Parts I & III,

 John wiley 1968.
- [9] A.P Sage and J.L. Mesla Estimation
 Theory with applications to communications and control "Mc Graw Hill,
 Newyourk, 1971.
- [10] A.P. Sage and A.L mc Bride* Optimum Estimation of bit Synchronization* IEEE Trans on Aerospace and Electronic systems, vol.AES-5 No. 3, PP 525-536, may 1969.
- [11] W.C.Linsey and M.K. Simon Telecommunication systems Engineering Printice
 Hall, Inc, 1973.
- [12] E.I.Luecke and P.A.Winte "Performance of self bit synchronization systems"

 IEEE International conference on communication, Minneapolis, Minnesota,


 June 12-4,1967
- [13] W.C. Lindsey and I.C. Anderson "Digital Data Transition Tracking Loop" ITC Los Angeles pp 259-271, 1968.
- [14] U.Mengali "A self bit synchronizer matched to the signal shape" IEEE Trans; on Aerospace and Electronics systems vol.AES.7 No.4 pp 680-693, july 1971.
- J.R. Cessna and D.M. Levy "Phase noise transient times for binary quantized digital phase locked loop in white gaussien noise" IEEE Trans. on comm.

 Vol COM-20,pp 94 -104, Avril 1972.
- J.J.Ransom and S.S Gupta "Performance of finite phase state bit synchronization loop with and without sequential filters" IESE Trans. on comm. Vol. com 23,pp 1189 1206, November 1975
- [17] U.Mengali"A new analyois of the digital data tracking loop" Altra Frequenza, vol xll No. 11 pp 444E- 449E, November 1972.

- [18] R. Gangopadhyay and N.B.Chakrabarti

 "Analysis of the digital data transition tracking loop in correlated Gaussian noise" INT. J. Electronics, Vol.42, No.3, pp 261-271, 1977.
 - [19] A. Cellier * An all digital manchester symbol synchronizer for low SNR NAECON * 75 Record, pp 403 409.
 - [20] B.H. Batson, A. Cellier, w.c. Lindsey, H. wang Am all digital manchester symbol synchronizer for space shuttle PP 724-733, NTC 74.
 - [21] D.Ludwig, B.Esther, M. Mourant* ARGOS
 PROJECT* IAF 76 Anaheim, california (USA),
 October 1976.
 Documents of the ELG BS are available in
 CNES (France).
 - [22] P.Hirschler and J.P.Peronnet*synchronisation d'un signal numérique par filtrage non-linéaire récursif* pp 91/1 - 91/6 6 éme colloque sur le traitement du signal et ses applications, Nice, 1977
 - [23] L.R. Chow, H.A. Owen, P.P. Wang A linear bit synchronizer with learning IEEE Trans. on comm. pp 226 -230, March 1973.
 - [24] L.R.chow, H.A.Owen, p.p.wang * An adaptive estimation algorithm for time varying bit synchronizers* IEEE Trans. on AES.Vol.AES-9, pp 76 -83, January 1973.
 - [25] F.M. Gardner "Clock and carrier synchronization: Prefilter and antihang-up investigations" ESA CR 984, November 1977.
 - [26] L.E Franks and J.P Bubrouski "Statistical properties of timing jetter in PAM timing. recovery scheme" IEEE Trans.

 Comm. Vol com-22, No.7 pp 913-920, july 1974.
 - [27] R.M. Galiardi Bit timing with pulse distortion and intersymbol interference, pp 30: 3-1, 30: 3-5; NTC 77.





- [28] Ali Elmoghazy, G. Maral, A. Bianchard"
 Digital PCm bit synchronizer and detector" IEEE Trans. on com., Vol. Com-28,
 No.8 ppl197-1204, August, 1980.
- [29] Yoshitaka Takasaki "Optimizing pulse shaping for baseband digital transmission with self bit synchronization" IEEE Trans. on com, vol.Com-28,No.8,pp 1164-1171, August 1980
- [30] Ali Elmognazy, G. Maral and A. Blanchard"
 A small acquisition time digital self
 bit synchronizer and data detector"
 EURASIP, PP 551 -556, geptember; 1980
- [31] S.W.Houston, D.R Martin and L.R. Stine "Microprocessor Bit synchronizer for shuttle payload communication" IEEE Trans. on com.vol. Com-26 No.11, pp 1594-1603, November 1978.
- [32] M.J. Howes and M.V. Morgan Charge-Coupled Devices and systems John Wiley & Sons, 1979.
- [33] W.N. Waggener " A MAP Symbol Synchronizer implemented with charge-coupled devices" IEEE Trans. on com. Vol Com-28 No.8, Augst, 1980.