

A Metamodeling Component Composition Framework for Dynamic Partially Reconfigurable Systems

Gilberto OCHOA-RUIZ¹, Pamela WATTEBLED², Ouassila LABBANI¹, El-Bay BOURENNANE¹ Jean-Luc DEKEYSER²

¹Laboratoire de Electronique, Informatique et Image, LE2I
Alle Alain Savary, 21000, Dijon, France

²INRIA Lille Nord Europe - Equipe DART
40, avenue Halley - Bat A, 59650, Villeneuve dAscq, FRANCE

gilberto_ochoa-ruiz@etu.u-bourgogne.fr, pamela.meftali@inria.fr
ouassila.labbani@u-bourgogne.fr, ebourenn@u-bourgogne.fr, jean-luc.dekeyser@inria.fr

Thème – Langages et outils de développement

Problème traité – We deal with the automatic generation of dynamic partially reconfigurable platforms through the use of the Model Driven Engineering (MDE) paradigm.

Originalité – The proposed MDE methodology aims at facilitating the conception of the DPR design flow using a Metamodeling Component Composition Framework (MCF). The front-end models are described using UML MARTE, and through model transformations, a Xilinx proprietary platform model is created. We make use of the recently introduced IEEE IP-XACT standard as an intermediate representation; this enables us to define a flow agnostic approach in which different back-ends can be targeted

Résultats – We have created different DPR platforms, using different sets and types of PR IPs. The proposed approach have demonstrated to improve the design process and to reduce the required conception effort.

1 Introduction

Despite the efforts by Xilinx and many industrial and academic endeavors, creating complex DPR systems remains a very daunting task. This is due to the complexity of the design flow [1], which requires and in-depth knowledge of many low level aspects of the FPGA technology.

In this paper, we propose a framework to leverage the conception of DPR systems. In fact, the proposed methodology is intended as Metamodeling Composition Framework (MCF) for visually enabling the construction FPGA-based SoC systems. It is based in a Model Driven Engineering (MDE) [2] approach in tandem with a component based approach. Thus, the seamless integration and interoperability of the used IP is a necessity.

Several approaches have made use the UML profile and extensions to support embedded hardware resources modelling. Many of them made use of the UML profile for Modelling and Analysis of Real Time and Embedded Systems (MARTE) [4], which is a proposal for OMG standard profile. However, the mechanisms to move from UML specifications to enriched levels have not been standardized, and every approach manages this issue by defining their own transformation rules and intermediate representations (using custom XMI data-books).

Recently, IEEE IP-XACT standard [5] has been introduced as a means to describe IP meta-data for SoC integration. Several industrial cases studies have demonstrated that the adoption of IP-XACT facilitates the configuration, integration, and verification in multi-vendor SoC design flows [6] and in academic tools [7].

The contributions of this paper relate to presenting an MDE approach that uses the UML MARTE profile that enables moving from high level models to HDL code generation for the implementation of the IP core sub-system description. IP-XACT is used as an intermediate model, used to configure the instantiated IPs in the platform and to automate their parameterization ; this is process is federated by metaprogrammable tool, Sodus MDWorkbench [9], which contains the associated meta-models and transformation rules.. The parameterized system and IPs are then used to generate the necessary inputs to the Xilinx Platform Studio (XPS) tool, in which the final netlist for the system and the IPs are created [8].

3 Improving IP and design by reuse through Model-drive Engineering Techniques

In this section we discuss the advantages in terms of the design effort required to implement a system (not detailed in this summary for lack of space), especially if we compare the proposed approach with a purely VHDL approach and, as in the case of the generation back-end of this methodology, using Xilinx EDK. Let us consider for instance typical VHDL top level design, which is generated in around 30 seconds by PlatGen, as depicted in Table 1. The top-level VHDL description contains 7986 lines of code, and contains mainly components instantiations, parameterization and signals declarations for interconnection. It is evident that creating such a design (composed of several components, and multiple sub-components) would take not only hours, but maybe days, in a process very prone to errors, as shown in Table 2.

Table 1
Number of lines of each model and time required for generation

File Type	Nb of Lines	Exec. time	Description
<i>XMI</i>	654	50 sec	MARTE model in XMI for transformation purposes into IP-XACT in MDE Workbench
<i>IP-XACT Design XML</i>	998	30 sec	Intermediate model used in the transformation phase to obtain the MHS file
<i>MHS File Top Level</i>	455	20 sec	This file is used by EDK to instantiating the IP blocks, parameterisation and interconnection
<i>VHDL Top Level</i>	7986	30 sec	HDL description of the system. Obtained by feeding Xilinx Platgen with the MHS and MPD files
<i>Netlist Top Level</i>	N/A	12 min	The system VHDL top level file is used to obtain a NGC for the static part of the platform

Table 2
Design + DPR IP Capture Times

Type of design capture	Time Used	Description
<i>Pure VHDL Approach</i> Manually integrating the platform Manually modifying DPR Ips	Days Hours	This method is the less reliable, long and prone to error. Good for small systems Not support for DPR management
<i>Using Xilinx EDK</i> Platform Integration in XPS Manually modifying DPR IP+ MPD	1h30 min 25 min/IP	EDK is justifiable for systems containing at least one processor (DPR manager) IP blocks need to be processed separately
<i>Proposed Approach</i> Platform Integration Modifying DPR IP+ MPD	40 mins 23min/IP	The time required for a platform creation is reduced, and the maintainability is improved IP blocs creation (VHDL) takes the same time, but integration is improved

Xilinx EDK, using the Platform Specification Format (PSF, notably MHS and MPD files), makes the design process more amenable : the designer can start creating a design through an easy to use Graphical User Interface (GUI), and then parameterize the design by choosing different options through IP specific TCL files and GUIs. These changes are automatically updated in the MHS files by parsing the corresponding MPD file and checking for any dependencies on parameters. However, the creation of the platform in Xilinx EDK is not completely automated, and a lot of steps still need to be performed manually ; for instance, importing IPs into the platform, their interconnection and parameterization. All these steps require a great deal of design effort and expertise of the tool and this is precisely one of the advantages of using the proposed methodology : by using a high-level description, the designer does not know all the specificities of the used tools, which often are difficult to grasp by people who are not proficient into FPGA design and VHDL.

Another advantage of using UML and MARTE is the maintainability and improved updatability of the models ; this means that, contrarily to purely VHDL or EDK flows, a change in the platform requires much less effort : since every step of the design flow is automated, the designer does not even need to make use Xilinx EDK or ISE. The IP-XACT descriptions also facilitate the updatability of the approach by changing the vendor extensions or the target meta-models, but not the implementation files.

Références

- [1] Xilinx Corporation, *Partial Reconfiguration User Guide, Xilinx UG208* , 2011.
- [2] J-L. Dekeyser, P. Boulet, P. Marquet, and S. Meftali, *Model driven engineering for SoC co-design* , in IEEE-NEWCAS Conference, 2005. The 3rd International, vol., no., pp. 21- 25, 19-22 June 2005
- [3] S. Decker, S. Melnik, F. van Harmelen, D. Fensel, M. Klein, J. Broekstra, M. Erdmann, I. Horrocks, *The Semantic Web : the roles of XML and RDF* , in IEEE Journal on Internet Computing, 2000
- [4] OMG, *Modeling and Analysis of Real-time and Embedded systems (MARTE)* , <http://www.omg.org>, 2012
- [5] IEEE, *IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tools Flows* , in IEEE Std 1685-2009, Feb. 18 2010.
- [6] W. Kruijtzter et al., *Industrial IP Integration Flows based on IP-XACT Standards* , in DATE08, March 2008, pp. 3237.
- [7] S. Revol, S. Taha, Safouan, F. Terrier, A. Clouard, S. Gerard, A. Radermacher, J.-L. Dekeyser, *IP Meta-Models for SoC Assembly and HW/SW Interfaces* , in Distributed Embedded Systems : Design, Middleware and Resources, Springer, 2008
- [8] Xilinx Corporation, *Embedded System Tools Reference Guide* , Xilinx UG111, September 2012
- [9] Sodus, *MDWorkbench* , <http://www.mdworkbench.com/>, 2013.
- [10] G. Ochoa-Ruiz et al, *A high-level methodology for automatically generating Dynamic Partially Reconfigurable systems using IP-XACT and the UML MARTE profile* , in Design Automation for Embedded Systems, Springer, 2012